Author of the publication

A Method of Generating Tests for Marginal Delays an Delay Faults in Combinational Circuits.

, , , and . Asian Test Symposium, page 320-325. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name