( en | de | ru )

 

Disambiguation of "Kosonocky, Stephen"

Author of the publication

copydeleteadd this publication to your clipboard
Predict; Don't React for Enabling Efficient Fine-Grain DVFS in GPUs.

, , , , and . ASPLOS (4), page 253-267. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephen Novak

Stephen Wagner

Stephen Stürzenbaum

Andreas Stephen

Stephen Steffes

 

Other publications of authors with the same name

Power/performance optimization of many-core processor SoCs., , , , , and . ISSCC, page 508-509. IEEE, (2012)Adaptive Voltage Frequency Scaling Using Critical Path Accumulator Implemented in 28nm CPU., , , , , , and . VLSID, page 565-566. IEEE Computer Society, (2016)Practical power gating and dynamic voltage/frequency scaling.. Hot Chips Symposium, page 1-62. IEEE, (2011)A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs., , , , , , and . ISLPED, page 167-172. ACM, (2012)3.2 Zen: A next-generation high-performance ×86 core., , , , , , , , , and 3 other author(s). ISSCC, page 52-53. IEEE, (2017)An x86-64 Core in 32 nm SOI CMOS., , , , , , and . IEEE J. Solid State Circuits, 46 (1): 162-172 (2011)A New Era of Tailored Computing., , , and . VLSI Circuits, page 1-2. IEEE, (2021)Predict; Don't React for Enabling Efficient Fine-Grain DVFS in GPUs., , , , and . ASPLOS (4), page 253-267. ACM, (2023)An x86-64 core implemented in 32nm SOI CMOS., , , , , , , and . ISSCC, page 106-107. IEEE, (2010)An eight-issue tree-VLIW processor for dynamic binary translation., , , , , , and . ICCD, page 488-495. IEEE Computer Society, (1998)