( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Single-Ended Offset-Canceling Sense Amplifier Enabling Wide-Voltage Operations.

, , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1139-1143 (марта 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shan-Shan Zhan

Yao Shan

Chuan Shan

Yong Shan

Yunsheng Shan

 

Другие публикации лиц с тем же именем

A Single-Ended Offset-Canceling Sense Amplifier Enabling Wide-Voltage Operations., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1139-1143 (марта 2023)A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (4): 1223-1234 (апреля 2023)TS Cache: A Fast Cache with Timing-speculation Mechanism Under Low Supply Voltages., , , , , , и . CoRR, (2019)Parallel Incomplete LU Factorization Based Iterative Solver for Fixed-Structure Linear Equations in Circuit Simulation., , , , и . ASP-DAC, стр. 339-345. ACM, (2023)TYMER: A Yield-based Performance Model for Timing-speculation SRAM., , , , , и . DAC, стр. 1-6. IEEE, (2020)SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits., , и . ISQED, стр. 1-7. IEEE, (2024)A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (12): 2197-2209 (2021)A Behavior Study of the Effects of Visual Feedback on Motor Output., , , , , , и . EMBC, стр. 1273-1276. IEEE, (2006)Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 440-445. ACM, (2024)RRS cache: a low voltage cache based on timing speculation SRAM with a reuse-aware cacheline remapping mechanism., , , , и . MEMSYS, стр. 451-458. ACM, (2019)