Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

CLA Formula Aided Fast Architecture Design for Clustered Look-Ahead Pipelined IIR Digital Filter.

Y. Luo, H. Pan, Q. Shen, and Z. Wang. SiPS, page 60-66. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylationL. Wang. Uni Marburg, (2009)

Paul Wang

Lien Wang

Scheifoo Wang

Other publications of authors with the same name

Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes.Z. Wang, and Q. Jia. ISCAS (6), page 5786-5789. IEEE, (2005)Memory-reduced MAP decoding for double-binary convolutional Turbo code.J. He, Z. Wang, and H. Liu. ISCAS, page 469-472. IEEE, (2010)A lightweight face detector by integrating the convolutional neural network with the image pyramid.J. Luo, J. Liu, J. Lin, and Z. Wang. Pattern Recognit. Lett., (2020)Hardware Accelerator Design for Sparse DNN Inference and Training: A Tutorial.W. Mao, M. Wang, X. Xie, X. Wu, and Z. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 71 (3): 1708-1714 (March 2024)FACCU: Enable Fast Accumulation for High-Speed DSP Systems.M. Wang, X. Cheng, D. Zou, and Z. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 69 (12): 4634-4638 (2022)Column-Weighted Probabilistic GDBF Decoder for Irregular LDPC Codes.C. He, K. Deng, S. Song, and Z. Wang. ISVLSI, page 1-6. IEEE, (2023)An FPGA-Based Reconfigurable CNN Training Accelerator Using Decomposable Winograd.H. Wang, J. Lu, J. Lin, and Z. Wang. ISVLSI, page 1-6. IEEE, (2023)A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA.T. Yin, W. Mao, J. Lu, and Z. Wang. ISVLSI, page 144-149. IEEE, (2021)Automatic Generation of Dynamic Inference Architecture for Deep Neural Networks.S. Zhao, L. He, X. Xie, J. Lin, and Z. Wang. SiPS, page 117-122. IEEE, (2021)Segmented successive cancellation list polar decoding with joint BCH-CRC codes.X. Liang, H. Zhou, Z. Wang, X. You, and C. Zhang. ACSSC, page 1509-1513. IEEE, (2017)

BibSonomy

Disambiguation of "Wang, Zhongfeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

CLA Formula Aided Fast Architecture Design for Clustered Look-Ahead Pipelined IIR Digital Filter.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Paul Wang

Lien Wang

Scheifoo Wang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wang, Zhongfeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML CLA Formula Aided Fast Architecture Design for Clustered Look-Ahead Pipelined IIR Digital Filter.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Paul Wang

Lien Wang

Scheifoo Wang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

CLA Formula Aided Fast Architecture Design for Clustered Look-Ahead Pipelined IIR Digital Filter.