( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A gm/ID Based Algorithm for the Design of CMOS Miller Operational Amplifiers in 65 nm Technology.

, , , , , , , и . TENCON, стр. 1870-1875. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Maria Leon

Theresa de Sousa

Maria-Theresa Müller

Maria Theresa Redaniel

Theresa Maria Müller

 

Другие публикации лиц с тем же именем

Low Power Converter for Capacitive Sensors Using Capacitance-to-Pulse Width Modulation., , , , , , и . TENCON, стр. 570-573. IEEE, (2018)A Study on Coarse Stage Bit Allocation to Improve Power Efficiency of a 10-bit Coarse-Fine SAR ADC Implemented in 65nm CMOS Process for Environmental Sensing Applications., , , , , , , , , и . TENCON, стр. 1352-1356. IEEE, (2018)Design and Implementation a Self-starting Thermal Energy Harvester with Resonant Startup and Maximum Power Point Tracking Capabilities/or Wireless Sensor Nodes., , , , , , , и . ISOCC, стр. 95-96. IEEE, (2019)FPGA-based Features Extraction Sensor for Lettuce Crop., , , , , , , , и . TENCON, стр. 269-273. IEEE, (2020)A 288nV/√Hz low-noise capacitively-coupled instrumentation amplifier (CCIA) in 22-nm UTBB FD-SOI for signal conditioning of MEMS piezoresistive pressure sensors., , , , , , , , , и 2 other автор(ы). ISOCC, стр. 267-268. IEEE, (2023)Comparison of hardware-optimized CNN and SVM models for human activity recognition using the HARTH and HAR 70 + datasets., , , , , и . ISOCC, стр. 107-108. IEEE, (2023)An Ultra-Low Power Direct Active-RF Detection Wake-Up Receiver with Noise-Cancelling Envelope Detector in 65 nm CMOS Process., , , , , , и . TENCON, стр. 12-15. IEEE, (2018)Design and Implementation of a Pipelined RV32IMC Processor with Interrupt Support for Large-Scale Wireless Sensor Networks., , , , , , , , , и 1 other автор(ы). TENCON, стр. 806-811. IEEE, (2020)A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for Wireless Sensing Applications., , , , , , , , , и . TENCON, стр. 2122-2126. IEEE, (2018)Power Optimization of a 0.5V 0.286-to-18MHz ADPLL in 65nm CMOS Process., , , , , , , , , и . NGCAS, стр. 70-73. IEEE, (2018)