( en | de | ru )

 

Disambiguation of "Reddy, Sudhakar M."

Author of the publication

copydeleteadd this publication to your clipboard
Isometric Test Data Compression.

, , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (11): 1847-1859 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Other publications of authors with the same name

A feedback decoding scheme for linear convolutional codes (Corresp.).. IEEE Trans. Inf. Theory, 15 (1): 189-190 (1969)Worst-case and average-case analysis of n-detection test sets and test generation strategies., and . IET Comput. Digit. Tech., 1 (4): 353-363 (2007)Diagnosis of path delay faults based on low-coverage tests., and . IET Comput. Digit. Tech., 4 (2): 89-103 (2010)Functional Broadside Tests with Minimum and Maximum Switching Activity., and . J. Low Power Electron., 4 (3): 429-437 (2008)Semiconcurrent Online Testing of Transition Faults through Output Response Comparison of Identical Circuits., and . IEEE Trans. Dependable Secur. Comput., 6 (3): 231-240 (2009)Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (1): 121-129 (2009)Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (9): 1424-1428 (2009)TOV: Sequential Test Generation by Ordering of Test Vectors., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 454-465 (2010)Scan-Based Delay Test Types and Their Effect on Power Dissipation During Test., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (2): 398-403 (2008)Techniques for minimizing power dissipation in scan and combinational circuits during test application., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (12): 1325-1333 (1998)