( en | de | ru )

 

Disambiguation of "Nakatake, Shigetoshi"

Author of the publication

copydeleteadd this publication to your clipboard
A fast algorithm for crosspoint assignment under crosstalk constraints with shielding effects.

, , , , and . ISCAS (4), page 489-492. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nakatake, Shigetoshi
add a person with the name Nakatake, Shigetoshi
 

Other publications of authors with the same name

Consistent floorplanning with super hierarchical constraints., , and . ISPD, page 144-149. ACM, (2001)Sequence-Pair Based Compaction under Equi-Length Constraint., , , and . APCCAS, page 1015-1018. IEEE, (2006)Layout-aware variation evaluation of analog circuits and its validity on op-amp designs., , , , , and . ACM Great Lakes Symposium on VLSI, page 247-252. ACM, (2011)Post-placement STI well width adjusting by geometric programming for device mobility enhancement in critical path., , , and . ISCAS, page 929-932. IEEE, (2010)Abstraction and optimization of consistent floorplanning with pillar block constraints., , , and . ASP-DAC, page 19-24. IEEE Computer Society, (2004)Low-Power and Low-Variability Programmable Delay Element and Its Application to Post-Silicon Skew Tuning., , , and . ISVLSI, page 167-171. IEEE Computer Society, (2015)A retargeting methodology of nano-watt CMOS reference circuit based on advanced compact MOSFET model., , , , and . ISCAS, page 938-941. IEEE, (2012)The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications., , , and . ICCAD, page 418-425. ACM / IEEE Computer Society, (1998)Overview of the 2016 CAD contest at ICCAD., , , and . ICCAD, page 38. ACM, (2016)The oct-touched tile: a new architecture for shape-based routing., , , and . ACM Great Lakes Symposium on VLSI, page 126-129. ACM, (2005)