( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Investigation of Timing Properties for an Event Driven with Access and Reset Decoder Readout Architecture for a Pixel Array.

, , и . PRIME, стр. 113-116. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sandeep Sadanandan

Sandeep Kumar

Sandeep Nambiar

Sandeep Ameta

Sandeep Pal

 

Другие публикации лиц с тем же именем

An efficient method for ECSM characterization of CMOS inverter in nanometer range technologies., , , и . ISQED, стр. 665-669. IEEE, (2013)NBTI effects on tree-like clock distribution networks., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 279-282. ACM, (2012)Peak Prediction Using Multi Layer Perceptron (MLP) for Edge Computing ASICs Targeting Scientific Applications., , , , , , , , , и 1 other автор(ы). ISQED, стр. 1-6. IEEE, (2022)Delay model for reconfigurable logic gates based on graphene PN-junctions., , , и . ACM Great Lakes Symposium on VLSI, стр. 227-232. ACM, (2013)Exploration of different implementation styles for graphene-based reconfigurable gates., , , и . ICICDT, стр. 21-24. IEEE, (2013)Schottky-barrier graphene nanoribbon field-effect transistors-based field-programmable gate array's configurable logic block and routing switch., , и . IET Circuits Devices Syst., 11 (6): 549-558 (2017)A verilog-a model for reconfigurable logic gates based on graphene pn-junctions., , , , и . DATE, стр. 877-880. EDA Consortium San Jose, CA, USA / ACM DL, (2013)CAD Solutions for Graphene Based Nanoelectronic Circuits and Systems.. Polytechnic University of Turin, Italy, (2014)Investigation of Timing Properties for an Event Driven with Access and Reset Decoder Readout Architecture for a Pixel Array., , и . PRIME, стр. 113-116. IEEE, (2022)Power modeling and characterization of Graphene-based logic gates., , , и . PATMOS, стр. 223-226. IEEE, (2013)