( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
MTJ variation monitor-assisted adaptive MRAM write.

, , , , , и . DAC, стр. 169:1-169:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shaodi Gao

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Hanchun Wang

Chuanchao Wang

 

Другие публикации лиц с тем же именем

PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices., , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 192-205 (2016)Task-independent auditory probes reveal changes in mental workload during simulated quadrotor UAV training., , , , , и . Health Inf. Sci. Syst., 11 (1): 12 (декабря 2023)Regularization-Free Structural Pruning for GPU Inference Acceleration., , , , , , , и . ISQED, стр. 149-153. IEEE, (2021)Design and Implementation of a Special Operator for Neural Networks Based on Noise Reduction and Super Resolution., , , , и . ASICON, стр. 1-4. IEEE, (2023)MTJ variation monitor-assisted adaptive MRAM write., , , , , и . DAC, стр. 169:1-169:6. ACM, (2016)Adaptive MRAM Write and Read with MTJ Variation Monitor., , , , , и . IEEE Trans. Emerg. Top. Comput., 9 (1): 402-413 (2021)Design of Ultracompact Content Addressable Memory Exploiting 1T-1MTJ Cell., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (5): 1450-1462 (мая 2023)PROCEED: A pareto optimization-based circuit-level evaluator for emerging devices., , , и . ASP-DAC, стр. 818-824. IEEE, (2014)Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing., , , , , , , и . DATE, стр. 1438-1443. IEEE, (2017)