Author of the publication

η-LSTM: Co-Designing Highly-Efficient Large LSTM Training via Exploiting Memory-Saving and Architectural Design Opportunities.

, , , , , , and . ISCA, page 567-580. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NeuriCam: Key-Frame Video Super-Resolution and Colorization for IoT Cameras., , , , , and . MobiCom, page 26:1-26:17. ACM, (2023)η-LSTM: Co-Designing Highly-Efficient Large LSTM Training via Exploiting Memory-Saving and Architectural Design Opportunities., , , , , , and . ISCA, page 567-580. IEEE, (2021)A Landscape of the New Dark Silicon Design Regime.. IEEE Micro, 33 (5): 8-19 (2013)Power Side Channels in Security ICs: Hardware Countermeasures., , and . CoRR, (2016)RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation., , , , , and . ISLPED, page 13:1-13:6. ACM, (2022)Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse.. DAC, page 1131-1136. ACM, (2012)Hiding Intermittent Information Leakage with Architectural Support for Blinking., , , , , , and . ISCA, page 638-649. IEEE Computer Society, (2018)A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm., , , , , , , , , and 8 other author(s). VLSI Circuits, page 150-. IEEE, (2019)Q-VR: system-level design for future mobile collaborative virtual reality., , , , , and . ASPLOS, page 587-599. ACM, (2021)ProcessorFuzz: Guiding Processor Fuzzing using Control and Status Registers., , , , , , and . CoRR, (2022)