( en | de | ru )

 

Disambiguation of "Raychowdhury, Arijit"

Author of the publication

copydeleteadd this publication to your clipboard
A 65nm, 1.15-0.15V, 99.99% Current-efficient Digital Low Dropout Regulator with Asynchronous Non-linear Control for Droop Mitigation.

, , , , , , , , , , , , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arijit Ghosh

Arijit Kundu

Arijit Maitra

Arijit Biswas

Arijit Mukherjee

 

Other publications of authors with the same name

A 65nm 376nA 0.4V linear classifier using time-based matrix-multiplying ADC with non-linearity aware training., and . A-SSCC, page 309-312. IEEE, (2017)OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers., , , and . IEEE J. Solid State Circuits, 55 (3): 629-638 (2020)EM-X-DL: Efficient Cross-device Deep Learning Side-channel Attack With Noisy EM Signatures., , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (1): 4:1-4:17 (2022)A Survey of FPGA-Based Robotic Computing., , , , , , , and . CoRR, (2020)MAVFI: An End-to-End Fault Analysis Framework with Anomaly Detection and Recovery for Micro Aerial Vehicles., , , , , , , and . CoRR, (2021)Reducing Overhead of Feature Importance Visualization via Static GradCAM Computation., and . AICAS, page 1-5. IEEE, (2023)An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform., , , , , and . AICAS, page 1-4. IEEE, (2021)A 65nm 60mW Dual-Loop Adaptive Digital Beamformer with Optimized Sidelobe Cancellation and On-Chip DOA Estimation for mm-Wave Applications., , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 90.4% Peak Efficiency 48V/1V Three-Level Hybrid Dickson Converter with Gradient Descent Run-Time Optimizer and GaN/Si Hybrid Conversion., , and . VLSI Technology and Circuits, page 176-177. IEEE, (2022)A 40nm 64kb 26.56TOPS/W 2.37Mb/mm2RRAM Binary/Compute-in-Memory Macro with 4.23x Improvement in Density and >75% Use of Sensing Dynamic Range., , , , , , and . ISSCC, page 1-3. IEEE, (2022)