( en | de | ru )

 

Disambiguation of "Alioto, Massimo"

Author of the publication

copydeleteadd this publication to your clipboard
A 346 µm 2 VCO-Based, Reference-Free, Self-Timed Sensor Interface for Cubic-Millimeter Sensor Nodes in 28 nm CMOS.

, , , , and . IEEE J. Solid State Circuits, 49 (11): 2462-2473 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Massimo Viola

Massimo Malagó

Massimo Tallarida

Massimo Moser

Massimo Busin

 

Other publications of authors with the same name

PUF Architecture with Run-Time Adaptation for Resilient and Energy-Efficient Key Generation via Sensor Fusion., and . IEEE J. Solid State Circuits, 56 (7): 2182-2192 (2021)Editorial on the Conclusion of the 2020 Editorial Year - The Climactic Finale of a Peculiar Year.. IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2479-2480 (2020)A 0.6-to-1.8V CMOS Current Reference With Near-100% Power Utilization., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (9): 3038-3042 (2021)Rail-to-Rail Dynamic Voltage Comparator Scalable Down to pW-Range Power and 0.15-V Supply., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2675-2679 (2021)Power-Aware Design of Nanometer MCML Tapered Buffers., and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (1): 16-20 (2008)Low-hardware complexity PRBGs based on a piecewise-linear chaotic map., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (5): 329-333 (2006)Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW., , and . IEEE J. Solid State Circuits, 55 (4): 967-976 (2020)Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial.. IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (1): 3-29 (2012)Time-Based Sensing for Reference-Less and Robust Read in STT-MRAM Memories., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (10): 3338-3348 (2018)Highly accurate and simple models for CML and ECL gates., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (9): 1369-1375 (1999)