( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multi-Corner Parametric Yield Estimation via Bayesian Inference on Bernoulli Distribution with Conjugate Prior.

, , , , , и . ISCAS, стр. 1-4. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Dian Handayani

Zhou Zhou

Mahmud Dianati

Nadja Diane

Marco Alberto Diana

 

Другие публикации лиц с тем же именем

An efficient yield optimization method for analog circuits via gaussian process classification and varying-sigma sampling., , , , и . DAC, стр. 625-630. ACM, (2022)Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (6): 971-984 (2016)Bayesian Methods for the Yield Optimization of Analog and SRAM Circuits., , , и . ASP-DAC, стр. 440-445. IEEE, (2020)An efficient algorithm for stencil planning and optimization in E-beam lithography., , , , и . ASP-DAC, стр. 366-371. IEEE, (2017)An Efficient Multi-protocol RFID Interrogator Baseband Processor based on a Reconfigurable Architecture., , , , , и . ICESS, стр. 264-270. IEEE Computer Society, (2008)An automatic clock tree design system for high-speed VLSI designs: planar clock routing with the treatment of obstacles., и . ISCAS (6), стр. 258-261. IEEE, (1999)Propagation Delay in RLC Interconnection Networks., и . ISCAS, стр. 2125-2128. IEEE, (1993)RLCSYN: RLC Equivalent Circuit Synthesis for Structure-Preserved Reduced-order Model of Interconnect., , , и . ISCAS, стр. 2710-2713. IEEE, (2007)Frequency driven repeater insertion for deep submicron., , , и . ISCAS (5), стр. 181-184. IEEE, (2004)Optimization of VLSI Allocation., и . ISCAS, стр. 1065-1068. IEEE, (1995)