Author of the publication

A Genetic Algorithm for Sequential Circuit Test Generation based on Symbolic Fault Simulation

, , , and . Genetic Programming 1997: Proceedings of the Second Annual Conference, page 363--369. Stanford University, CA, USA, Morgan Kaufmann, (13-16 July 1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Maximizing power state cross coverage in firmware-based power management., , , and . ASP-DAC, page 335-340. ACM, (2019)Heuristic Learning based on Genetic Programming, , , and . Genetic Programming, Proceedings of EuroGP'2001, volume 2038 of LNCS, page 1--10. Lake Como, Italy, Springer-Verlag, (18-20 April 2001)Synthesis of Reversible Circuits Using Decision Diagrams., and . ISED, page 1-5. IEEE, (2012)Approximate hardware generation using symbolic computer algebra employing grobner basis., , and . DATE, page 889-892. IEEE, (2018)A Hybrid Embedded Multichannel Test Compression Architecture for Low-Pin Count Test Environments in Safety-Critical Systems., , and . ITC-Asia, page 115-120. IEEE, (2019)Verifying Instruction Set Simulators using Coverage-guided Fuzzing*., , , and . DATE, page 360-365. IEEE, (2019)Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing., , , and . DATE, page 602-605. IEEE, (2019)An adaptive prioritized ε-preferred evolutionary algorithm for approximate BDD optimization., , , and . GECCO, page 1232-1239. ACM, (2017)T-depth Optimization for Fault-Tolerant Quantum Circuits., , and . ISMVL, page 108-113. IEEE, (2019)The SyReC hardware description language: Enabling scalable synthesis of reversible circuits., and . MWSCAS, page 1063-1066. IEEE, (2013)