Author of the publication

Exploiting Early Partial Reconfiguration of Run-Time Reconfigurable FPGAs in Embedded Systems Design.

, , and . FPGA, page 247. ACM, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enforcing Schedulability of Multi-Task Systems by Hardware-Software Codesign., and . CODES, page 3-7. IEEE Computer Society, (1997)Optimizing geographically distributed timed cosimulation by hierarchically grouped messages., and . CODES, page 100-104. ACM, (1999)DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture., , and . HPCA, page 25-36. IEEE Computer Society, (2014)Energy-efficient partitioning of hybrid caches in multi-core architecture., and . VLSI-SoC, page 1-6. IEEE, (2014)Aging Gracefully with Approximation., , , , , and . ISCAS, page 1-5. IEEE, (2019)Rate Assignment for Embedded Reactive Real-Time Systems., and . EUROMICRO, page 10237-. IEEE Computer Society, (1998)Optimal mapping of program overlays onto many-core platforms with limited memory capacity., , and . Des. Autom. Embed. Syst., 21 (3-4): 173-194 (2017)Binary acceleration using coarse-grained reconfigurable architecture., , and . SIGARCH Comput. Archit. News, 38 (4): 33-39 (2010)Coarse-grained reconfigurable architecture for multiple application domains: a case study., , , , , , and . ICHIT, volume 321 of ACM International Conference Proceeding Series, page 546-553. ACM, (2009)Critical-path-aware high-level synthesis with distributed controller for fast timing closure., and . ACM Trans. Design Autom. Electr. Syst., 19 (2): 16:1-16:29 (2014)