( en | de | ru )

 

Disambiguation of "Cotofana, Sorin"

Author of the publication

copydeleteadd this publication to your clipboard
TFET NDR skewed inverter based sensing method.

, , , , , and . NANOARCH, page 13-14. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sebastian Cotofana

Julia Sorina-Müller

Kai Söring

Julia Sorina-Müller

Jürgen Söring

 

Other publications of authors with the same name

Delay Evaluation of High Speed Data-Path Circuits Based on Threshold Logic., , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 899-906. Springer, (2004)Spin Wave Threshold Logic Gates., , , , , and . NANOARCH, page 31:1-31:6. ACM, (2023)Spin Wave Based Full Adder., , , , , and . ISCAS, page 1-5. IEEE, (2021)CONAN - A Design Exploration Framework for Reliable Nano-Electronics., , , , , , , and . ASAP, page 260-267. IEEE Computer Society, (2005)Binary Multiplication based on Single Electron Tunneling., , and . ASAP, page 152-166. IEEE Computer Society, (2004)A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study., , , , and . Embedded Processor Design Challenges, volume 2268 of Lecture Notes in Computer Science, page 224-241. Springer, (2002)The MOLEN rho-mu-Coded Processor., , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 275-285. Springer, (2001)ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits., , , , and . ICCD, page 431-434. IEEE Computer Society, (2015)2-Output Spin Wave Programmable Logic Gate., , , , , and . ISVLSI, page 60-65. IEEE, (2020)Can SG-FET Replace FET in Sleep Mode Circuits?, , , , and . NanoNet, volume 20 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 99-104. Springer, (2009)