( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
TFET NDR skewed inverter based sensing method.

, , , , , и . NANOARCH, стр. 13-14. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Navneet Dalal

Navneet Kumar

Ashutosh Kumar Gupta

Renee Gupta

Jan Chandra Gupta

 

Другие публикации лиц с тем же именем

1.56GHz/0.9V energy-efficient reconfigurable CAM/SRAM using 6T-CMOS bitcell., , , , и . ESSCIRC, стр. 316-319. IEEE, (2017)16Kb hybrid TFET/CMOS reconfigurable CAM/SRAM array based on 9T-TFET bitcell., , , , и . ESSDERC, стр. 356-359. IEEE, (2016)A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 nm CMOS., , и . ISCAS, стр. 1-5. IEEE, (2019)Energy efficiency optimization for digital applications in 28nm UTBB FDSOI technology., , , , и . MIXDES, стр. 23. IEEE, (2015)Sub-picowatt retention mode TFET memory for CMOS sensor processing nodes., , , , и . IWASI, стр. 266-270. IEEE, (2015)TFET NDR skewed inverter based sensing method., , , , , и . NANOARCH, стр. 13-14. ACM, (2016)Analysis of Timing Error Due to Supply and Substrate Noise in an Inverter Based High-Speed Comparator., , , , , и . ISCAS, стр. 1-5. IEEE, (2019)Tunnel FET based ultra-low-leakage compact 2T1C SRAM., , , , и . ISQED, стр. 71-75. IEEE, (2017)Ultra-Low-Power compact TFET Flip-Flop design for high-performance low-voltage applications., , , , и . ISQED, стр. 107-112. IEEE, (2016)A 0.4-0.9V, 2.87pJ/cycle Near-Threshold ARM Cortex-M3 CPU with In-Situ Monitoring and Adaptive-Logic Scan., , , , , , , , , и 1 other автор(ы). COOL CHIPS, стр. 1-3. IEEE, (2020)