Author of the publication

Techniques for the Design of Low Voltage Power Efficient Analog and Mixed Signal Circuits.

, , and . VLSI Design, page 26-27. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Linear compact CMOS OTA with multidecade tuning, -62dB IM3, -75dB SFDR, constant input range and two independent degrees of freedom for gain adjustment., , , and . ISCAS, IEEE, (2006)A CMOS transconductor with 90 dB SFDR and low sensitivity to mismatch., , , , and . ISCAS, IEEE, (2006)Highly linear wide tuning range CMOS transconductor operating in moderate inversion., , , and . ISCAS (1), page 805-808. IEEE, (2004)A new 1.5V linear transconductor with high output impedance in a large bandwidth., , , and . ISCAS (1), page 157-160. IEEE, (2003)A simple approach for the implementation of CMOS amplifiers with constant bandwidth independent of gain., , , and . ISCAS, page 292-295. IEEE, (2008)Low-voltage wide gm adjustable range highly linear BiCMOS OTA., , , and . IEICE Electron. Express, 2 (4): 127-132 (2005)Tunable Linear MOS Resistors Using Quasi-Floating-Gate Techniques., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (1): 41-45 (2009)Offset compensation in a track and hold circuit., , , , and . MWSCAS, page 1489-1492. IEEE, (2017)Super-Gain-Boosted AB-AB Fully Differential Miller Op-Amp With 156dB Open-Loop Gain and 174MV/V MHZ pF/μW Figure of Merit in 130nm CMOS Technology., , , , , and . IEEE Access, (2021)A 70dB SFDR CMOS transconductor., , and . ECCTD, page 209-212. IEEE, (2005)