( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 2.5-8Gb/s transceiver with 5-tap DFE and Second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology.

, , , , , , , , , , , , , , , , и . CICC, стр. 1-4. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chi-Yao Chang

Li-Chi Chang

Hsi-Chi Lu

Wu-Lu Chang

Hua-Chang Lu

 

Другие публикации лиц с тем же именем

A low-voltage fully differential CMOS high-speed track-and-hold circuit., и . APCCAS (1), стр. 141-144. IEEE, (2002)Research on Symbol Expression for Eye Image in Product Design: The Usage of the Chinese Traditional "Yun Wen"., и . HCI (20), том 8023 из Lecture Notes in Computer Science, стр. 128-137. Springer, (2013)Intelligent Infant Monitoring System Involving a Wi-Fi Wireless Sensor Network., , и . IIH-MSP (2), том 110 из Smart Innovation, Systems and Technologies, стр. 269-276. Springer, (2018)Capacitive digital-to-analog converter for low-power SAR ADCs., и . ICCE-TW, стр. 1-2. IEEE, (2019)A 1.2V 10-bit 5 MS/s CMOS cyclic ADC.. ISCAS, стр. 1986-1989. IEEE, (2013)A Study of the Accessible Approach to Replace the Reservoir Silt Glaze with New Formula., и . HCI (12), том 9180 из Lecture Notes in Computer Science, стр. 83-95. Springer, (2015)A Study of Producing Ceramic Glaze Utilizing Shihmen Reservoir Silt., и . HCI (15), том 6775 из Lecture Notes in Computer Science, стр. 201-210. Springer, (2011)A 2.5-8Gb/s transceiver with 5-tap DFE and Second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology., , , , , , , , , и 7 other автор(ы). CICC, стр. 1-4. IEEE, (2010)A 250MHz 11BIT 20mW low-hold-pedestal CMOS fully differential track-and-hold circuit., , и . SoCC, стр. 47-50. IEEE, (2007)A 1.5V 10-b 30-MS/s CMOS Pipelined Analog-to-Digital Converter., , и . ISCAS, стр. 1955-1958. IEEE, (2007)