( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Second-Order NS Pipelined SAR ADC With Quantization-Prediction-Unrolled Gain Error Shaping and Fully Passive Integrator.

, , , и . IEEE J. Solid State Circuits, 58 (12): 3565-3575 (декабря 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sze-Hang Chan

Chi-Ho Chan

Hang Xu

Hang Si

Hang Li

In vivo analysis of leukocyte transmigration through the blood vessel wall. Uni Münster, (2009)
 

Другие публикации лиц с тем же именем

Bridging the P2P and WWW Divide with DISCOVIR - DIStributed COntent-based Visual Information Retrieval., , и . WWW (Posters), (2003)A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (8): 1966-1976 (2017)An 11b 900 MS/s time-interleaved sub-ranging pipelined-SAR ADC., , , и . ESSCIRC, стр. 211-214. IEEE, (2014)9.6 A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration., , , и . ISSCC, стр. 164-166. IEEE, (2020)A 7-bit 2 GS/s Time-Interleaved SAR ADC With Timing Skew Calibration Based on Current Integrating Sampler., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 557-568 (2021)A Single-Channel 70dB-SNDR 100MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping., , , , , , и . ISSCC, стр. 178-179. IEEE, (2023)A 0.46pJ/bit Ultralow-Power Entropy-Preselection-Based Strong PUF with Worst-Case BER-6., , , и . A-SSCC, стр. 1-3. IEEE, (2021)A voltage feedback charge compensation technique for split DAC architecture in SAR ADCs., , , , , и . ISCAS, стр. 4061-4064. IEEE, (2010)Using Biased Support Vector Machine to Improve Retrieval Result in Image Retrieval with Self-organizing Map., и . ICONIP, том 3316 из Lecture Notes in Computer Science, стр. 714-719. Springer, (2004)A 28nm 314.6TLFOPS/W Reconfigurable Floating-Point Analog Compute-In-Memory Macro with Exponent Approximation and Two-Stage Sharing TD-ADC., , , , , , , , , и . CICC, стр. 1-2. IEEE, (2024)