( en | de | ru )

 

Disambiguation of "Timarchi, Somayeh"

Author of the publication

copydeleteadd this publication to your clipboard
A unified addition structure for moduli set 2n-1, 2n, 2n+1 based on a novel RNS representation.

, , and . ICCD, page 247-252. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Somayeh Taheri

Somayeh Abdi

Somayeh Haidary

Somayeh Mohammad-Khani

 

Other publications of authors with the same name

Power and area efficient CORDIC-Based DCT using direct realization of decomposed matrix., , and . Microelectron. J., (2019)Optimized Parity-Based Error Detection and Correction Methods for Residue Number System., , and . Journal of Circuits, Systems, and Computers, 28 (1): 1950002:1-1950002:15 (2019)Evaluation of Some Exponential Random Number Generators Implemented by FPGA., , and . Parallel and Distributed Computing and Networks, page 578-583. IASTED/ACTA Press, (2005)Arithmetic Circuits of Redundant SUT-RNS., and . IEEE Trans. Instrumentation and Measurement, 58 (9): 2959-2968 (2009)Low-power DCT-based compressor for wireless capsule endoscopy., and . Signal Process. Image Commun., (2017)High-speed Binary Signed-Digit RNS adder with posibit and negabit encoding., , , and . VLSI-SoC, page 58-59. IEEE, (2013)Ultra-low voltage standard cell libraries: Design strategies and a case study., and . ICECS, page 520-523. IEEE, (2016)Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation., , and . ISVLSI, page 97-102. IEEE Computer Society, (2009)A novel low-power full-adder cell for low voltage., , , , and . Integr., 42 (4): 457-467 (2009)Efficient Approximate Multiplier Based on a New 1-Gate Approximate Compressor., and . Circuits Syst. Signal Process., 41 (5): 2699-2718 (2022)