( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Statistical sensitivity simulation for integrating design and testing of MOSFET integrated circuits.

, , , и . VTS, стр. 104-108. IEEE Computer Society, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jiann-Sheng Wu

Jiann-Trzuo Lin

Jiann-Chyuan Lin

Xiugan Yuan

Jing Yuan

 

Другие публикации лиц с тем же именем

Substrate Bias Effect on Dynamic Characteristics of a Monolithically Integrated GaN Half-Bridge., , , , и . IRPS, стр. 1-5. IEEE, (2020)Optimization of NULL convention self-timed circuits., , , , и . Integr., 37 (3): 135-165 (2004)Emerging Technology-Based Design of Primitives for Hardware Security., , , , , , , , и . ACM J. Emerg. Technol. Comput. Syst., 13 (1): 3:1-3:19 (2016)Security analysis of computing systems from circuit-architectural perspective., и . DSC, стр. 166-173. IEEE, (2017)Thermal reliability of VCO using InGaP/GaAs HBTs., , и . Microelectron. Reliab., 51 (12): 2147-2152 (2011)ESD Robustness of GaN-on-Si Power Devices under Substrate Biases by means of TLP/VFTLP Tests., , и . IRPS, стр. 1-5. IEEE, (2020)Improving power-awareness of pipelined array multipliers using two-dimensional pipeline gating and its application on FIR design., , и . Integr., 39 (2): 90-112 (2006)NULL convention multiply and accumulate unit with conditional rounding, scaling, and saturation., , , , и . J. Syst. Archit., 47 (12): 977-998 (2002)Logic Obfuscation against IC Reverse Engineering Attacks Using PLGs., и . ICCD, стр. 341-344. IEEE Computer Society, (2017)Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs., , , , , и . ATS, стр. 342-347. IEEE Computer Society, (2014)