Author of the publication

Implementation of a High-Speed Asynchronous Data-Transfer Chip Based on Multiple-Valued Current-Signal Multiplexing.

, and . IEICE Trans. Electron., 89-C (11): 1598-1604 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NoC-MRAM architecture for memory-based computing: Database-search case study., , , , , , , and . NEWCAS, page 309-312. IEEE, (2017)Hardware Acceleration of Large-Scale CMOS Invertible Logic Based on Sparse Hamiltonian Matrices., , and . IEEE Open J. Circuits Syst., (2021)Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing., , , , , , , , and . Proc. IEEE, 104 (10): 1844-1863 (2016)Stochastic Quantum Monte Carlo Algorithm for Large-Scale Combinatorial Optimization Problems., , , , and . CoRR, (2023)Optimal design of a current-mode deep-submicron multiple-valued integrated circuit and application., , and . Syst. Comput. Jpn., 29 (11): 40-47 (1998)Implementation of a Standby-Power-Free CAM Based on Complementary Ferroelectric-Capacitor Logic., , , , and . ASP-DAC, page 116-117. IEEE Computer Society, (2007)A Spintronics-Based Nonvolatile FPGA and Its Application to Edge-AI Accelerator., and . MCSoC, page 53-60. IEEE, (2022)Error-Sensitivity-Aware Write-Energy Optimization for an MTJ-Based Binarized Neural Network., , and . ICECS, page 1-4. IEEE, (2023)Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA: (Abstract Only)., and . FPGA, page 291. ACM, (2018)Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme., , , and . IEICE Trans. Inf. Syst., 93-D (8): 2080-2088 (2010)