( en | de | ru )

 

Disambiguation of "Suzuki, Daisuke"

Author of the publication

copydeleteadd this publication to your clipboard
Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA: (Abstract Only).

, and . FPGA, page 291. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoko Suzuki

Daisuke Yoshida

Daisuke Shibata

Daisuke Akimoto

Daisuke Shimizu

 

Other publications of authors with the same name

Olfaction Presentation System Using Odor Scanner and Odor-Emitting Apparatus Coupled with Chemical Capsules of Alginic Acid Polymer., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (2): 618-629 (2009)Light-Weight Single Image Super-Resolution via Pattern-wise Regression Function., , , , , , , and . Digital Photography and Mobile Imaging, page 1-7. Society for Imaging Science and Technology, (2016)Construction of a Quality Estimation Dataset for Automatic Evaluation of Japanese Grammatical Error Correction., , , , , , , and . LREC, page 5565-5572. European Language Resources Association, (2022)Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm., , , , , and . DATE, page 1006-1011. ACM, (2015)Circuit Simulation for Fault Sensitivity Analysis and Its Application to Cryptographic LSI., , and . FDTC, page 16-23. IEEE Computer Society, (2012)High-Speed Search System for PGP Passphrases., , and . CANS, volume 5339 of Lecture Notes in Computer Science, page 332-348. Springer, (2008)Reversing Stealthy Dopant-Level Circuits., , , , , , and . CHES, volume 8731 of Lecture Notes in Computer Science, page 112-126. Springer, (2014)Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs., , , and . ISVLSI, page 302-307. IEEE Computer Society, (2012)Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure., , , , , , , , , and 1 other author(s). VLSIC, page 172-. IEEE, (2015)A Memory-Access-Minimized BCNN Accelerator Using Nonvolatile FPGA with Only-Once- Write Shifting., , and . MCSoC, page 92-97. IEEE, (2021)