( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A probabilistic model for stuck-on faults in combinational logic gates.

, , , и . LATS, стр. 39-44. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Renata Teixeira

Andreas Teixeira

José Teixeira

Jeane Teixeira

Jaap Denissen

 

Другие публикации лиц с тем же именем

An Improved Technique for Logic Gate Susceptibility Evaluation of Single Event Transient Faults., , , и . VLSI-SoC (Selected Papers), том 586 из IFIP Advances in Information and Communication Technology, стр. 69-88. Springer, (2019)Reliability evaluation of circuits designed in multi- and single-stage versions., , , , , , и . LASCAS, стр. 1-4. IEEE, (2018)On evaluating the signal reliability of self-checking arithmetic circuits., , , и . SBCCI, стр. 109-114. ACM, (2010)Non-Linear Components for Mixed Circuits Analog Front-End., , , , и . DATE, стр. 544-549. IEEE Computer Society / ACM, (2000)On the output events in concurrent error detection schemes., , , и . ICECS, стр. 978-981. IEEE, (2008)A system based on interval fuzzy approach to predict the appearance of pests in agriculture., , , и . IFSA/NAFIPS, стр. 1262-1267. IEEE, (2013)FPGA Architecture Comparison for Non-Conventional Signal Processing., и . IJCNN (2), стр. 55-58. IEEE Computer Society, (2000)0-7695-0619-4.Methods and Metrics for Reliability Assessment., , , и . Fault-Tolerant Distributed Algorithms on VLSI Chips, том 08371 из Dagstuhl Seminar Proceedings, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, Germany, (2008)Exploring BDDs to reduce test pattern set., , и . LATS, стр. 1-4. IEEE, (2017)Inserting permanent fault input dependence on PTM to improve robustness evaluation., , , , , и . SBCCI, стр. 1-6. IEEE, (2016)