Author of the publication

A 16-bit 64-channel 2-order Incremental Σ-Δ ADC with On-Chip Decimator for X-ray Detections.

, , , , , and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A self-adaptive digital calibration technique for multi-channel high resolution capacitive SAR ADCs., , , , and . ASICON, page 730-733. IEEE, (2017)Designing of a micromachined gyroscope system with a closed-loop DC biased interface ASIC., , , , , and . Sci. China Inf. Sci., 57 (10): 1-13 (2014)A 15-bit two-step pixel-level ADC for 17μm-pitch low-power and high-dynamic-range IRFPA., , , , , , and . ISCAS, page 670-671. IEEE, (2015)A low-noise switched-capacitor interface for a capacitive micro-accelerometer., , , , , , and . ISCAS, page 337-340. IEEE, (2015)A low-noise interface for MEMS vibration gyroscope based on a novel power-efficient C/V conversion structure., , , , , , , , and . ISCAS, page 674-677. IEEE, (2015)A CMOS Time-of-Flight Image Sensor with High Dynamic Range Digital Pixel., , , , , and . ASICON, page 1-4. IEEE, (2021)A low-noise fully-differential open-loop interface for high-G capacitive micro-accelerometers with 112.2 dB dynamic range., , , , , and . ISCAS, page 1-4. IEEE, (2017)A 16-bit two-step pixel-level ADC for 384∗288 infrared focal plane array., , , , , , , and . ASICON, page 780-783. IEEE, (2017)A Low Power High Resolution ROIC Design with 14-Bit column-Level ADC for 384 × 288 IRFPA., , , , and . Journal of Circuits, Systems, and Computers, (2013)Linearity analysis of closed-loop capacitive accelerometer due to distance mismatch between plates and the influence of compensation capacitor array., , , , , , , , , and . Sci. China Inf. Sci., 57 (6): 1-12 (2014)