( en | de | ru )

 

Disambiguation of "Ueno, Tomohiro"

Author of the publication

copydeleteadd this publication to your clipboard
High-productivity Programming and Optimization Framework for Stream Processing on FPGA.

, , , and . HEART, page 5:1-5:6. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keiko Ueno

Tomohiro Shibata

Chieko Ueno

Tomohiro Genka

Tomohiro Hayashi

 

Other publications of authors with the same name

Performance Analysis of Hardware-Based Numerical Data Compression on Various Data Formats., , and . DCC, page 345-354. IEEE, (2018)Hardware Specialization: Estimating Monte Carlo Cross-Section Lookup Kernel Performance and Area., , , , , , and . SC Workshops, page 1274-1278. ACM, (2023)ESSPER: Elastic and Scalable FPGA-Cluster System for High-Performance Reconfigurable Computing with Supercomputer Fugaku., , , and . HPC Asia, page 140-150. ACM, (2023)FPGA-based Stream Computing for High-Performance N-Body Simulation using Floating-Point DSP Blocks., , and . HEART, page 16:1-16:6. ACM, (2017)A 0.0055mm2 480µW Fully Synthesizable PLL Using Stochastic TDC in 28nm FDSOI., , , , , , , , and . IEICE Trans. Electron., 99-C (6): 632-640 (2016)A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique., , , , , , and . IEEE J. Solid State Circuits, 50 (1): 68-80 (2015)Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing., , and . ACM Trans. Reconfigurable Technol. Syst., 10 (3): 18:1-18:22 (2017)Multifacets of lossy compression for scientific data in the Joint-Laboratory of Extreme Scale Computing., , , , , , , , , and 10 other author(s). Future Gener. Comput. Syst., (2025)Evaluation of Trade-Off Between Compression Ratio and Hardware Cost for Adaptive Bandwidth Compression Hardware Platform., , , , , , , , and . COOL CHIPS, page 1-6. IEEE, (2025)Virtual Circuit-Switching Network with Flexible Topology for High-Performance FPGA Cluster., , and . ASAP, page 41-48. IEEE, (2021)