( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An 8Gb/s adaptive DFE with level calibration using training data pattern for mobile DRAM interface.

, , , , , и . ISOCC, стр. 286-287. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mino Zanchi

Harald Minow

Lothar Minor

Klaus Minol

Mirjam Minor

 

Другие публикации лиц с тем же именем

High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay line., , , , , , , и . ESSCIRC, стр. 311-314. IEEE, (2013)A 3.2 Gb/s 16-Channel Transmitter for Intra-Panel Interfaces, With Independently Controllable Output Swing, Common-Mode Voltage, and Equalization., , , , и . IEEE Access, (2018)A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication., , , , и . ISLPED, стр. 1-6. IEEE, (2017)A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers., , , , , , , , и . A-SSCC, стр. 1-4. IEEE, (2015)An 8Gb/s adaptive DFE with level calibration using training data pattern for mobile DRAM interface., , , , , и . ISOCC, стр. 286-287. IEEE, (2017)13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction., , , , , , , , , и 20 other автор(ы). ISSCC, стр. 246-248. IEEE, (2024)A 9Gb/s Wide Output Range Transmitter With 2D Binary-Segmented Driver and Dual-Loop Calibration for Intra-Panel Interfaces., , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1589-1593 (2020)