Author of the publication

Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product.

, , , , , , , , , , , , , , , and . ISCA, page 52-64. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient region-aware P/G TSV planning for 3D ICs., , , , , and . ISQED, page 171-178. IEEE, (2014)Improved heuristic equivalent search algorithm based on Maximal Information Coefficient for Bayesian Network Structure Learning., , and . Neurocomputing, (2013)Robust Kernelized Multi-View Self-Representations for Clustering by Tensor Multi-Rank Minimization., , , and . CoRR, (2017)Die Stacking Is Happening, , and . IEEE Micro, 38 (1): 22--28 (2018)A low-power phase change memory based hybrid cache architecture., , , , , , and . ACM Great Lakes Symposium on VLSI, page 395-398. ACM, (2008)NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era., , and . DAC, page 160:1-160:6. ACM, (2014)A customized design of DRAM controller for on-chip 3D DRAM stacking., , , , , , , and . CICC, page 1-4. IEEE, (2010)3DLAT: TSV-based 3D ICs crosstalk minimization utilizing Less Adjacent Transition code., , , and . ASP-DAC, page 762-767. IEEE, (2014)Optimal topology exploration for application-specific 3D architectures., , , and . ASP-DAC, page 390-395. IEEE, (2006)Low-leakage robust SRAM cell design for sub-100nm technologies., , , , and . ASP-DAC, page 539-544. ACM Press, (2005)