Author of the publication

Thermal-Aware Design and Simulation Approach for Optical NoCs.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2384-2395 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory., , , , , , and . IEEE Trans. Computers, 68 (9): 1338-1352 (2019)Dynamic No-Fly Zone for Drones., , and . SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI, page 761-766. IEEE, (2019)Crosstalk noise and bit error rate analysis for optical network-on-chip., , , , , , , , and . DAC, page 657-660. ACM, (2010)An Efficient Sparse LSTM Accelerator on Embedded FPGAs with Bandwidth-Oriented Pruning., , , , and . FPL, page 42-48. IEEE, (2023)Contention Minimized Bypassing in SMART NoC., , , , and . ASP-DAC, page 205-210. IEEE, (2020)A systematic network-on-chip traffic modeling and generation methodology., , , , , , , and . APCCAS, page 675-678. IEEE, (2014)Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (10): 1823-1836 (2013)Work-in-Progress: What to Expect of Early Training Statistics? An Investigation on Hardware-Aware Neural Architecture Search., , , , , and . CODES+ISSS, page 1-2. IEEE, (2022)Accelerating Gustavson-based SpMM on Embedded FPGAs with Element-wise Parallelism and Access Pattern-aware Caches., and . DATE, page 1-6. IEEE, (2023)HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search., , , and . DATE, page 418-421. IEEE, (2021)