Author of the publication

Accelerating Gustavson-based SpMM on Embedded FPGAs with Element-wise Parallelism and Access Pattern-aware Caches.

, and . DATE, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Intelligent Trajectory Planning Algorithm Based on Bug2 Algorithm: Bridge Algorithm., , , , and . ROBIO, page 2079-2084. IEEE, (2019)Meta-Learning for Natural Language Understanding under Continual Learning Framework., , , and . CoRR, (2020)iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition and Subtraction Operations., , and . ACM Great Lakes Symposium on VLSI, page 65-70. ACM, (2022)A 3D audio coding technique based on extracting the distance parameter., , , , , , , , , and 2 other author(s). ICME, page 1-6. IEEE Computer Society, (2014)EDLAB: A Benchmark for Edge Deep Learning Accelerators., , , , , , , , , and 2 other author(s). IEEE Des. Test, 39 (3): 8-17 (2022)A Comprehensive Memory Management Framework for CPU-FPGA Heterogenous SoCs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (4): 1058-1071 (April 2023)NVM-Based FPGA Block RAM With Adaptive SLC-MLC Conversion., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2661-2672 (2018)Accelerating Gustavson-based SpMM on Embedded FPGAs with Element-wise Parallelism and Access Pattern-aware Caches., and . DATE, page 1-6. IEEE, (2023)An Efficient Sparse LSTM Accelerator on Embedded FPGAs with Bandwidth-Oriented Pruning., , , , and . FPL, page 42-48. IEEE, (2023)Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (7): 1381-1394 (2021)