( en | de | ru )

 

Disambiguation of "Benini, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
Low Power Embedded Gesture Recognition Using Novel Short-Range Radar Sensors.

, , , , and . IEEE SENSORS, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anke Benini

Jochen Benini

Aldo Albert Benini

Luca Rizzini

Luca Tranchini

 

Other publications of authors with the same name

Virtual Simulation of Distributed IP-based Designs., , and . DAC, page 50-55. ACM Press, (1999)Origami: A 803-GOp/s/W Convolutional Network Accelerator., and . IEEE Trans. Circuits Syst. Video Techn., 27 (11): 2461-2475 (2017)CAS-CNN: A deep convolutional neural network for image compression artifact suppression., , and . IJCNN, page 752-759. IEEE, (2017)Genetic Fitting: Evolutionary Search of Optimal Approximations for Discrete Functions. Genetic Algorithms and Genetic Programming at Stanford 1995, Stanford Bookstore, Stanford, California, 94305-3079 USA, (11 December 1995)Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating., , , , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 42-51. Springer, (2008)05141 Abstracts Collection - Power-aware Computing Systems., , , and . Power-aware Computing Systems, volume 05141 of Dagstuhl Seminar Proceedings, Internationales Begegnungs- und Forschungszentrum für Informatik (IBFI), Schloss Dagstuhl, Germany, (2005)Rule-Based Thermal Anomaly Detection for Tier-0 HPC Systems., , , and . ISC Workshops, volume 13387 of Lecture Notes in Computer Science, page 262-276. Springer, (2022)Delay-sensitive power estimation at the register-transfer level., , , and . ICECS, page 1031-1034. IEEE, (2001)3D-LIN: A configurable low-latency interconnect for multi-core clusters with 3D stacked L1 memory., , , , and . VLSI-SoC, page 30-35. IEEE, (2012)Design for Testability of Gated-Clock FSMs., , and . ED&TC, page 589-597. IEEE Computer Society, (1996)