( en | de | ru )

 

Disambiguation of "Chung, Eui-Young"

Author of the publication

copydeleteadd this publication to your clipboard
Is the Complicated ECC Array Necessary for Data Caches?

, , , and . CDES, page 137-139. CSREA Press, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ku-Young Chung

Sae-Young Chung

Young Sup Chung

Young-Soon Chung

Young-Soon Chung

 

Other publications of authors with the same name

Extended MPEG Video Format for Efficient Dynamic Voltage Scaling., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (5): 1283-1287 (2008)Scenario-Aware Bus Functional Modeling for Architecture-Level Performance Analysis., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (4): 875-878 (2007)Automatic source code specialization for energy reduction., , and . ISLPED, page 80-83. ACM, (2001)A Study of Data Layout in Multi-channel Processing-In-Memory Architecture., , , and . ICSCA, page 134-138. ACM, (2018)Asymmetric Slew Logic Threshold Method on Near Threshold Region., , , and . ICSCA, page 317-321. ACM, (2018)Multitoken-Based Power Management for NAND Flash Storage Devices., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2898-2910 (2020)Dynamic power management using adaptive learning tree., , and . ICCAD, page 274-279. IEEE Computer Society, (1999)Adaptive Tag Comparison for Hybrid Cache., and . ISOCC, page 83-84. IEEE, (2023)Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture., , , , , , , and . DATE, page 138-139. IEEE Computer Society, (2005)Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture., , and . ICCAD, page 73-80. ACM, (2012)