Author of the publication

Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852.

, , , , , , and . Sensors, 22 (22): 8936 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 880 nW, 100 kS/s, 13 bit Differential Relaxation-DAC in 180 nm., , , , and . PRIME, page 269-272. IEEE, (2023)Emerging Relaxation and DDPM D/A Converters: Overview and Perspectives., , , and . MWSCAS, page 1-6. IEEE, (2022)Relaxation Digital-to-Analog Converter with Radix-based Digital Correction., , and . ISCAS, page 1402-1406. IEEE, (2022)DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm., , , , , , and . CICC, page 1-2. IEEE, (2022)Wake-Up Oscillators with pW Power Consumption in Dynamic Leakage Suppression Logic., , and . ISCAS, page 1-5. IEEE, (2019)A pW-Power Hz-Range Oscillator Operating With a 0.3-1.8-V Unregulated Supply., , , and . IEEE J. Solid State Circuits, 54 (5): 1487-1496 (2019)EUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS., , , , , , , , , and 27 other author(s). ETS, page 1-6. IEEE, (2023)Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3 V., , and . ISCAS, page 1-5. IEEE, (2018)A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components., , , , , , and . Sensors, 22 (15): 5852 (2022)Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852., , , , , , and . Sensors, 22 (22): 8936 (2022)