Author of the publication

Design and benchmarking of an ASIC with five SHA-3 finalist candidates.

, , , , , , and . Microprocess. Microsystems, 37 (2): 246-257 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Sense Amplifier Pass Transistor Logic for energy efficient and DPA-resistant AES circuit., and . ISQED, page 517-522. IEEE, (2014)Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications., , , and . ACM Trans. Design Autom. Electr. Syst., 20 (3): 34:1-34:21 (2015)A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution., , , , , and . CASES, page 249-256. ACM, (2005)Design techniques for functional-unit power gating in the Ultra-Low-Voltage region., and . ASP-DAC, page 609-614. IEEE, (2012)A low-power parallel design of discrete wavelet transform using subthreshold voltage technology., , and . CASES, page 235-244. ACM, (2008)FAME: Fault-attack Aware Microprocessor Extensions for Hardware Fault Detection and Software Fault Response., , , , , and . HASP@ISCA, page 8:1-8:8. ACM, (2016)Design and analysis of multi-core homogeneous systems for energy harvesting applications., and . ICECS, page 532-535. IEEE, (2012)Employing dual-complementary flip-flops to detect EMFI attacks., , , and . AsianHOST, page 109-114. IEEE Computer Society, (2017)Study of IC aging on ring oscillator physical unclonable functions., and . ISQED, page 461-466. IEEE, (2014)Majority-Based Decomposition of Carry Logic in Binary Adders., and . IWLS, page 179-184. (2002)