Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Operation-Minimized FPGA Accelerator Design by Dynamically Exploiting Sparsity in CNN Winograd Transform., , , and . SoCC, page 50-55. IEEE, (2019)Exploring architecture parameters for dual-output LUT based FPGAs., , , , and . FPL, page 1-6. IEEE, (2014)A technology mapper for depth-constrained FPGA logic cells., , , , , , , and . FPL, page 1-8. IEEE, (2015)Impact of capacitor array mismatch in embedded CMOS CR SAR ADC design., , , , and . Circuits, Signals, and Systems, page 165-168. IASTED/ACTA Press, (2005)A 47-dB linear CMOS variable gain amplifier using current squaring technique., , , and . APCCAS, page 76-79. IEEE, (2010)Start-up analysis for differential ring oscillator with even number of stages., , , , and . APCCAS, page 636-639. IEEE, (2010)A novel low voltage Subtracting BandGap Reference with temperature coefficient of 2.2 ppm/°., , and . ISCAS, page 2281-2284. IEEE, (2011)Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs., , , , , and . ICCAD, page 686-693. IEEE, (2010)Exploring Resource-Efficient Acceleration Algorithm for Transposed Convolution of GANs on FPGA., , , , , and . FPT, page 19-27. IEEE, (2019)A semi-supervised modeling approach for performance characterization of FPGA architectures., , , , , and . FPL, page 1-6. IEEE, (2014)