( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
In-Depth Analysis on Microarchitectures of Modern Heterogeneous CPU-FPGA Platforms.

, , , , , и . ACM Trans. Reconfigurable Technol. Syst., 12 (1): 4:1-4:20 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sang-kyu Choi

Young-Kyu Kim

Bong-Kyu Choi

Kyu-Ryun Choi

Young-Kyu Park

 

Другие публикации лиц с тем же именем

Shrink-Wrapped Boundary Face (SWBF) Algorithm for Mesh Reconstruction from Unorganized 3D Points., , и . IEICE Trans. Inf. Syst., 87-D (9): 2283-2285 (2004)In-Depth Analysis on Microarchitectures of Modern Heterogeneous CPU-FPGA Platforms., , , , , и . ACM Trans. Reconfigurable Technol. Syst., 12 (1): 4:1-4:20 (2019)Efficient ID-based Group Key Agreement with Bilinear Maps., , и . Public Key Cryptography, том 2947 из Lecture Notes in Computer Science, стр. 130-144. Springer, (2004)FPGA Implementation of EM Algorithm for 3D CT Reconstruction., , и . FCCM, стр. 157-160. IEEE Computer Society, (2014)HLScope: High-Level Performance Debugging for FPGA Designs., и . FCCM, стр. 125-128. IEEE Computer Society, (2017)HLScope+, : Fast and accurate performance estimation for FPGA HLS., , , и . ICCAD, стр. 691-698. IEEE, (2017)Efficient GPU-Based Graph Cuts for Stereo Matching., и . CVPR Workshops, стр. 642-648. IEEE Computer Society, (2013)Rapid Cycle-Accurate Simulator for High-Level Synthesis., , , и . FPGA, стр. 178-183. ACM, (2019)FLASH: Fast, Parallel, and Accurate Simulator for HLS., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4828-4841 (2020)Performance Debugging Frameworks for FPGA High-Level Synthesis.. University of California, Los Angeles, USA, (2019)