( en | de | ru )

 

Disambiguation of "Mir, Salvador"

Author of the publication

copydeleteadd this publication to your clipboard
An implementation of memory-based on-chip analogue test signal generation.

, , , and . ASP-DAC, page 663-668. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mir Ferdowsi

Michael Salvador

Salvador Herrador

Salvador Oberhaus

Salvador Fernandes

 

Other publications of authors with the same name

Evaluation of a BIST Technique for CMOS Imagers., , and . ATS, page 378-383. IEEE, (2007)A harmonic cancellation-based high-frequency on-chip sinusoidal signal generator with calibration using a coarse-fine delay cell., , , and . ISCAS, page 1-5. IEEE, (2023)An Analog-based Approach for MEMS Testing., , , and . LATW, page 200-203. IEEE, (2001)Reduced code linearity testing of pipeline adcs in the presence of noise., , , , and . VTS, page 1-6. IEEE Computer Society, (2013)Study of a BIST Technique for CMOS Active Pixel Sensors., , , and . VLSI-SoC, page 326-331. IEEE, (2006)Sensors for built-in alternate RF test., , , and . European Test Symposium, page 49-54. IEEE Computer Society, (2010)Implicit test of high-speed analog circuits using non-intrusive sensors., , and . ECCTD, page 652. IEEE, (2011)A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs., , , , , , and . J. Electron. Test., 32 (4): 407-421 (2016)A self-referenced on-chip jitter BIST with sub-picosecond resolution in 28 nm FD-SOI technology., , and . VLSI-SoC, page 1-6. IEEE, (2022)Mixed-signal circuits and boards for high safety applications., , , , and . ED&TC, page 34-41. IEEE Computer Society, (1995)