( en | de | ru )

 

Disambiguation of "Dudek, Piotr"

Author of the publication

copydeleteadd this publication to your clipboard
Implementation of an asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array.

, and . ECCTD, page 84-87. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Piotr Dudek

Piotr Dudek

Piotr Dudek

Gerhard Dudek

Max Dudek

 

Other publications of authors with the same name

Self-Organizing Neural Population Coding for improving robotic visuomotor coordination., , and . IJCNN, page 1437-1444. IEEE, (2011)Live demonstration: A sensor-processor array integrated circuit for high-speed real-time machine vision., , , , and . ISCAS, page 447. IEEE, (2014)Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing., and . ISCAS, IEEE, (2006)Focal-plane moving object segmentation for realtime video surveillance., , and . ISCAS, page 1600-1603. IEEE, (2008)Implementation of multi-layer leaky integrator networks on a cellular processor array., , , and . IJCNN, page 1560-1565. IEEE, (2007)A field programmable array core for image processing (abstract only)., and . FPGA, page 266. ACM, (2012)Pixel interlacing to trade off the resolution of a cellular processor array against more registers., , , and . ECCTD, page 1-4. IEEE, (2015)Architecture of asynchronous cellular processor array for image skeletonization., and . ECCTD, page 81-84. IEEE, (2005)Implementation of an asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array., and . ECCTD, page 84-87. IEEE, (2007)A CMOS general-purpose sampled-data analogue microprocessor., and . ISCAS, page 417-420. IEEE, (2000)