( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Live demonstration: A sensor-processor array integrated circuit for high-speed real-time machine vision.

, , , , и . ISCAS, стр. 447. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alexey Shaytan

Alexey Mikaberidze

Alexey Dashevsky

Alexey Shadrin

Alexey Kopyshev

 

Другие публикации лиц с тем же именем

Live demonstration: Real-time image processing on ASPA2 vision system., , , и . ISCAS, стр. 1989. IEEE, (2011)A general-purpose vision processor with 160×80 pixel-parallel SIMD processor array., и . CICC, стр. 1-4. IEEE, (2013)A pixel-parallel cellular processor array in a stacked three-layer 3D silicon-on-insulator technology., , и . ECCTD, стр. 193-196. IEEE, (2009)Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing., и . ISCAS, IEEE, (2006)Live demonstration: A sensor-processor array integrated circuit for high-speed real-time machine vision., , , , и . ISCAS, стр. 447. IEEE, (2014)Implementation of an asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array., и . ECCTD, стр. 84-87. IEEE, (2007)ASPA: Focal Plane digital processor array with asynchronous processing capabilities., и . ISCAS, стр. 1592-1595. IEEE, (2008)An 80×80 general-purpose digital vision chip in 0.18μm CMOS technology., и . ISCAS, стр. 4257-4260. IEEE, (2010)A processor element for a mixed signal cellular processor array vision chip., , и . ISCAS, стр. 1564-1567. IEEE, (2011)Architecture and design of a programmable 3D-integrated cellular processor array for image processing., и . VLSI-SoC, стр. 349-353. IEEE, (2011)