( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Model-Specific End-to-End Design Methodology for Resource-Constrained TinyML Hardware.

, , , , , , , , , , , и . DAC, стр. 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fei Ye

Ye Hu

Ye Chen

Ying Ye

Wei Ye

 

Другие публикации лиц с тем же именем

Ultra-Low-Power and Performance-Improved Logic Circuit Using Hybrid TFET-MOSFET Standard Cells Topologies and Optimized Digital Front-End Process., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (3): 1160-1170 (2021)An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique., , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (8): 3075-3088 (2023)Highly Power-Efficient Active-RC Filters With Wide Bandwidth-Range Using Low-Gain Push-Pull Opamps., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (1): 95-107 (2013)2.4-GHz 16-QAM Passive Backscatter Transmitter for Wireless Self-Power Chips in IoT., , , , и . ISCAS, стр. 1-5. IEEE, (2020)SAW-less GNSS front-end amplifier with 80.4-dB GSM blocker suppression using CMOS directional coupler notch filter., , , , и . ISCAS, стр. 749-752. IEEE, (2013)30.2 A 22nm 0.26nW/Synapse Spike-Driven Spiking Neural Network Processing Unit Using Time-Step-First Dataflow and Sparsity-Adaptive In-Memory Computing., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 484-486. IEEE, (2024)5.1 A 1.5μW 0.135pJ·%RH2 CMOS Humidity Sensor Using Adaptive Range-Shift Zoom CDC and Power-Aware Floating Inverter Amplifier Array., , , , , , , , и . ISSCC, стр. 72-74. IEEE, (2021)An 82nW 0.53pJ/SOP Clock-Free Spiking Neural Network with 40µs Latency for AloT Wake-Up Functions Using Ultimate-Event-Driven Bionic Architecture and Computing-in-Memory Technique., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 372-374. IEEE, (2022)A 22nm Delta-Sigma Computing-In-Memory (Δ∑CIM) SRAM Macro with Near-Zero-Mean Outputs and LSB-First ADCs Achieving 21.38TOPS/W for 8b-MAC Edge AI Processing., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 140-141. IEEE, (2023)A 12.5-ppm/°C 1.086-nW/kHz Relaxation Oscillator with Clock-Gated Discrete-Time Comparator in 22nm CMOS Technology., , , , , , , , , и . ESSCIRC, стр. 121-124. IEEE, (2023)