( en | de | ru )

 

Disambiguation of "Legat, Jean-Didier"

Author of the publication

copydeleteadd this publication to your clipboard
Architecture of a Memory Manager for an MPEG-2 Video Decoding Circuit.

, , and . VLSI Signal Processing, 20 (3): 251-265 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gerhard Legat

Georg Legath

Daniel Legat

Martin Legat

Miriam Legat

 

Other publications of authors with the same name

An efficient metric of setup time for pulsed flip-flops based on output transition time., , , , and . ICICDT, page 9-12. IEEE, (2013)A survey on industrial vision systems, applications and tools, , , , and . Image and Vision Computing, 21 (2): 171 - 188 (2003)MorphIC: A 65-nm 738k-Synapse/mm2 Quad-Core Binary-Weight Digital Neuromorphic Processor with Stochastic Spike-Driven Online Learning., , and . CoRR, (2019)Low Power Techniques Applied to a 80C51 Microcontroller for High Temperature Applications., , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 19-29. Springer, (2005)Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits., , and . ISLPED, page 21-26. ACM, (2009)Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic., , , and . ISLPED, page 3-8. ACM, (2009)Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis., , , and . IEEE Trans. Computers, 52 (4): 473-482 (2003)A Time-Memory Tradeoff Using Distinguished Points: New Analysis & FPGA Results., , , and . CHES, volume 2523 of Lecture Notes in Computer Science, page 593-609. Springer, (2002)Data-Dependent Operation Speed-Up Through Automatically Inserted Signal Transition Detectors for Ultralow Voltage Logic Circuits., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (12): 2561-2570 (2014)A fully-synthesized 20-gate digital spike-based synapse with embedded online learning., , , and . ISCAS, page 1-4. IEEE, (2017)