( en | de | ru )

 

Disambiguation of "Nacif, José Augusto Miranda"

Author of the publication

copydeleteadd this publication to your clipboard
Fast flow cloud: A stream dataflow framework for cloud FPGA accelerator overlays at runtime.

, , , , , and . Concurr. Comput. Pract. Exp., (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Augusto Amgarten Quitzau

José Augusto Martins Corrêa

Humberto Jorge José

Roberta Nacif

Nadine José Gonzalez

 

Other publications of authors with the same name

Mapping critical illness early signs to priority alert transmission on wireless networks., , , , and . LATINCOM, page 1-6. IEEE, (2017)Be a simulator developer and go beyond in computing engineering., , , , and . FIE, page 1-8. IEEE Computer Society, (2015)DOCTraMS: A Decentralized and Offline Community-Based Traffic Monitoring System., , , and . IEEE Trans. Intell. Transp. Syst., 20 (3): 1160-1169 (2019)A Runtime FPGA Placement and Routing Using Low-Complexity Graph Traversal., , , , , and . ACM Trans. Reconfigurable Technol. Syst., 8 (2): 9:1-9:16 (2015)TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (8): 1600-1612 (2021)L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic., , , and . ISVLSI, page 1-6. IEEE, (2023)Mind the Gap: Bridging Verilog and Computer Architecture., , , , and . ISCAS, page 1-5. IEEE, (2020)A Novel Five-input Multiple-function QCA Threshold Gate., , , , and . ISCAS, page 1-5. IEEE, (2018)Tracking hardware evolution., , , , , and . ISQED, page 442-447. IEEE, (2011)System-level Dynamic Power Management Techniques for Communication Intensive Devices., , , , , and . VLSI-SoC, page 373-378. IEEE, (2006)