From post

Integration of High-Level Modeling, Formal Verification, and High-Level Synthesis in ATM Switch Design.

, и . VLSI Design, стр. 552-557. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

KLOVER: A Symbolic Execution and Automatic Test Generation Tool for C++ Programs., , и . CAV, том 6806 из Lecture Notes in Computer Science, стр. 609-615. Springer, (2011)Two Real Formal Verification Experiences: ATM Switch Chip and Parallel Cache Protocol., , и . FM-Trends, том 1641 из Lecture Notes in Computer Science, стр. 281-295. Springer, (1998)Client-tier Validation of Dynamic Web Applications., , , и . ICSOFT (2), стр. 86-95. SciTePress, (2011)Application of automated environment generation to commercial software., и . ISSTA, стр. 203-214. ACM, (2006)Automatic Assessment Item Bank Calibration for Learning Gap Identification., , , и . ICACCI, стр. 1429-1435. IEEE, (2018)Error Detection in Concurrent Java Programs., , , и . Electron. Notes Theor. Comput. Sci., 144 (3): 45-58 (2006)Evaluation of Transfer Learning for Adverse Drug Event (ADE) and Medication Entity Extraction., , , и . ClinicalNLP@EMNLP, стр. 55-64. Association for Computational Linguistics, (2020)Error Detection in Concurrent Java Programs., , , и . SoftMC@CAV, том 144 из Electronic Notes in Theoretical Computer Science, стр. 45-58. Elsevier, (2005)Integration of High-Level Modeling, Formal Verification, and High-Level Synthesis in ATM Switch Design., и . VLSI Design, стр. 552-557. IEEE Computer Society, (1998)Executing HOL Specifications: Towards an Evaluation Semantics for Classical Higher Order Logic.. TPHOLs, том A-20 из IFIP Transactions, стр. 527-536. North-Holland/Elsevier, (1992)