From post

Design and Experimental Validation of UAV Control System Software Based on the TMO Structuring Scheme.

, , , , , и . SEUS, том 4761 из Lecture Notes in Computer Science, стр. 192-201. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Experimental Feasibility Evaluations of Heuristic Multi-Layering Schemes for QoS Adaptive MPEG-4 Video Streaming., и . MIPS, том 3311 из Lecture Notes in Computer Science, стр. 153-164. Springer, (2004)Time-triggered and message-triggered object framework and global time-based synchronization for real-time multimedia streaming., , , и . Comput. Syst. Sci. Eng., (2007)Experimental Evaluation of a Hybrid Approach for Deriving Service-Time Bounds of Methods in Real-Time Distributed Computing Objects., , и . IESS, том 310 из IFIP Advances in Information and Communication Technology, стр. 139-148. Springer, (2009)A 1 Tb 4b/cell 5th-Generation 3D-NAND Flash Memory with 2ms tPROG, 110us tR and 1.2Gb/s/pin Interface.. IMW, стр. 1-4. IEEE, (2021)Time-Triggered and Message-Triggered Object Architecture for Distributed Real-Time Multimedia Services., , и . PCM (2), том 3332 из Lecture Notes in Computer Science, стр. 330-337. Springer, (2004)Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory., , , , , и . IEICE Trans. Electron., 92-C (5): 659-663 (2009)Scalable MPEG-4 Storage Framework with Low Bit-Rate Meta-information., и . PDCAT, том 3320 из Lecture Notes in Computer Science, стр. 420-423. Springer, (2004)Experimental Reliability Analysis of Multi-UAV Simulation with TMO-Based Distributed Architecture and Global Time Synchronization., , и . ISORC Workshops, стр. 211-218. IEEE Computer Society, (2010)19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming., , , , , , , , , и 35 other автор(ы). ISSCC, стр. 334-335. IEEE, (2014)Characterization of 2-bit Recessed Channel Memory with Lifted-Charge Trapping Node (L-CTN) Scheme., , , , , , , , и . IEICE Trans. Electron., 91-C (5): 742-746 (2008)