( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A High-Throughput Network Processor Architecture for Latency-Critical Applications.

, , , , , и . IEEE Micro, 40 (1): 50-56 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sourav Dutta

Sourav Chakraborty

Roy Hornig

Beschreibung mikro-rheologischer Vorgänge und resultierender Verbundstrukturen beim Elastomermischprozeß im Innenmischer durch rheologische Untersuchungen. NA Halle-Wittenberg, (2009)

Smritindu Roy

David Roy

 

Другие публикации лиц с тем же именем

Latency Critical Operation in Network Processors., , , , , и . Hot Interconnects, стр. 63-67. IEEE, (2019)Self-timed Sensors for Detecting Static Optical Side Channel Attacks., , , и . ISQED, стр. 1-6. IEEE, (2022)A dual band microstrip antenna integrated with rectangular DRA for uplink and downlink C band communication., , и . RAIT, стр. 1-4. IEEE, (2018)PLAKE: PUF-Based Secure Lightweight Authentication and Key Exchange Protocol for IoT., , , , , и . IEEE Internet Things J., 10 (10): 8547-8559 (мая 2023)VLSI Architectures of Forward Kinematic Processor for Robotics Applications., , и . CoRR, (2024)High level energy modeling of controller logic in data caches., , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 45-50. ACM, (2014)Dynamic Sharing of On-Chip Scratchpad Memory on Embedded Platforms., , и . ISED, стр. 120-124. IEEE, (2012)PUF based Lightweight Authentication and Key Exchange Protocol for IoT., , , , , и . SECRYPT, стр. 698-703. SCITEPRESS, (2021)H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors.. VLSI Design, стр. 553-558. IEEE Computer Society, (2009)Leveraging Virtual Prototype Models for Hardware Verification of an Accelerated Network Packet Processing Engine., , , и . MTV, стр. 15-19. IEEE Computer Society, (2015)