( en | de | ru )

 

Disambiguation of "Kim, Kyoung-Ho"

Author of the publication

copydeleteadd this publication to your clipboard
Single-channel particular voice activity detection for monitoring the violence situations.

, , , and . RO-MAN, page 412-417. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ho-Kyoung Lee

Kyoung-Ja Kim

Su-Kyoung Kim

Kyoung-Nam Kim

Ock-Kyoung Kim

 

Other publications of authors with the same name

Single-channel particular voice activity detection for monitoring the violence situations., , , and . RO-MAN, page 412-417. IEEE, (2013)Process reverse engineering for BPR: A form-based approach., and . Inf. Manag., 33 (4): 187-200 (1998)Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM., , , , , , , , , and 25 other author(s). A-SSCC, page 153-156. IEEE, (2017)Security Validation for Data Diode with Reverse Channel., , , and . CRITIS, volume 10242 of Lecture Notes in Computer Science, page 271-282. Springer, (2016)Multimedia Digital Right Management Using Selective Scrambling for Mobile Handset., , , , and . CIS (2), volume 3802 of Lecture Notes in Computer Science, page 1098-1103. Springer, (2005)A low-power dual-PFD phase-rotating PLL with a PFD controller for 5Gb/s serial links., , , , and . ISCAS, page 2159-2162. IEEE, (2012)Numerical analysis of bonding process-induced deformation for 3D package., , and . 3DIC, page 1-5. IEEE, (2011)Oldie is Goodie: Effective User Retention by In-game Promotion Event Analysis., and . CHI PLAY (Companion), page 171-180. ACM, (2019)25.2 A 16Gb Sub-1V 7.14Gb/s/pin LPDDR5 SDRAM Applying a Mosaic Architecture with a Short-Feedback 1-Tap DFE, an FSS Bus with Low-Level Swing and an Adaptively Controlled Body Biasing in a 3rd-Generation 10nm DRAM., , , , , , , , , and 24 other author(s). ISSCC, page 346-348. IEEE, (2021)A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques., , , , , , , , , and 16 other author(s). ISSCC, page 278-279. IEEE, (2008)