Author of the publication

A 12.5 Gbps CMOS input sampler for serial link receiver front end.

, , and . ISCAS (2), page 1055-1058. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Digitally-controlled cell-based oscillator with multi-phase differential outputs., and . ASICON, page 610-613. IEEE, (2011)A design flow for multiplierless linear-phase FIR filters: from system specification to Verilog code., , and . ISCAS (5), page 293-296. IEEE, (2004)10Gbps Decision Feedback Equalizer with Dynamic Lookahead Decision Loop., , and . ISCAS, page 1839-1842. IEEE, (2009)A Parallel Event-Driven MOS Timing Simulator on Distributed-Memory Multiprocessors., , and . ISCAS, page 574-577. IEEE, (1995)Sub-word and reduced-width Booth multipliers for DSP applications., , , , and . ISCAS (3), page 575-578. IEEE, (2002)An IEEE 802.15.3c/802.11ad compliant SC/OFDM dual-mode baseband receiver for 60 GHz Band., , , , , , , , and . ISCAS, page 1006-1009. IEEE, (2014)A 40nm 256kb 6T SRAM with threshold power-gating, low-swing global read bit-line, and charge-sharing write with Vtrip-tracking and negative source-line write-assists., , , , , , , , , and 2 other author(s). SoCC, page 455-462. IEEE, (2014)A 40Gb/s All-Digital Adaptive Noise-Suppression Feed-Forward Filter and Adaptive Decision Feedback Equalizer with 40 parallelisms for 2-PAM Systems., , , , and . ISCAS, page 1-4. IEEE, (2018)A memory access reordering polyphase network for 60 GHz FBMC-OQAM baseband receiver., , , , , and . ISCAS, page 2655-2658. IEEE, (2016)Fixed-Width Multiplier for DSP Application., and . ICCD, page 318-322. IEEE Computer Society, (2000)