( en | de | ru )

 

Disambiguation of "Kang, Dongku"

Author of the publication

copydeleteadd this publication to your clipboard
A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read time.

, , , , , , , , , , , , , , , , , , and . ISSCC, page 338-340. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mihyun Kang

Ewha Kang

Mujin Kang

Kang Teng

Andree Kang

 

Other publications of authors with the same name

Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis., , and . ISQED, page 48-53. IEEE Computer Society, (2005)13.1 A 1Tb 4b/cell NAND Flash Memory with tPROG=2ms, tR=110µs and 1.2Gb/s High-Speed IO Rate., , , , , , , , , and 35 other author(s). ISSCC, page 218-220. IEEE, (2020)Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan., , and . ICCD, page 412-418. IEEE Computer Society, (2003)Simultaneous Multiple-Vdd Scheduling and Allocation for Partitioned Floorplan., , and . ISQED, page 98-103. IEEE Computer Society, (2004)256 Gb 3 b/Cell V-nand Flash Memory With 48 Stacked WL Layers., , , , , , , , , and 19 other author(s). IEEE J. Solid State Circuits, 52 (1): 210-217 (2017)7.1 256Gb 3b/cell V-NAND flash memory with 48 stacked WL layers., , , , , , , , , and 20 other author(s). ISSCC, page 130-131. IEEE, (2016)A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface., , , , , , , , , and 39 other author(s). ISSCC, page 216-218. IEEE, (2019)Floating Droplet Array: An Ultrahigh-Throughput Device for Droplet Trapping, Real-time Analysisand Recovery., , , and . Micromachines, 6 (10): 1469-1482 (2015)A 1.8 Gb/s/pin 16Tb NAND Flash Memory Multi-Chip Package with F-Chip of Toggle 4.0 Specification for High Performance and High Capacity Storage Systems., , , , , , , , , and 16 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)Floorplan-Aware Low-Complexity Digital Filter Synthesis for Low-Power & High-Speed., , and . ICCD, page 354-357. IEEE Computer Society, (2004)