( en | de | ru )

 

Disambiguation of "Chen, Tung-Chien"

Author of the publication

copydeleteadd this publication to your clipboard
Design and implementation of cubic spline interpolation for spike sorting microsystems.

, , , and . ICASSP, page 1641-1644. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chen-Chien Li

Chien Fu Chen

Chien-An Chen

Tung-Sheng Chen

Chieh Chien

 

Other publications of authors with the same name

Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC., , , , and . IEEE Trans. Circuits Syst. Video Techn., 17 (5): 568-577 (2007)Exploration of reusing the pre-recorded training data set to improve the supervised classifier for EEG-based motor-imagery brain computer interfaces., , , , , and . ISCAS, page 2067-2070. IEEE, (2012)Assessing normality of heart sound by matching pursuit residue with frequency-domain-based templates., , and . EMBC, page 2917-2920. IEEE, (2012)Robust heart rate measurement with phonocardiogram by on-line template extraction and matching., , , and . EMBC, page 1957-1960. IEEE, (2011)Low power and power aware fractional motion estimation of H.264/AVC for mobile applications., , , and . ISCAS, IEEE, (2006)Power estimation scheme for lowpower oriented biomedical SoC extended to very deep submicron technology., , , and . ICASSP, page 749-752. IEEE, (2011)Computationally controllable integer, half, and quarter-pel motion estimator for MPEG-4 Advanced Simple Profile., , , , and . ISCAS (2), page 788-791. IEEE, (2003)Accuracy and power tradeoff in spike sorting microsystems with cubic spline interpolation., , and . ISCAS, page 1508-1511. IEEE, (2010)Architecture Design of Low Power Integer Motion Estimation for H. 264/AVC., , , and . ICASSP (3), page 900-903. IEEE, (2006)Low power and high accuracy spike sorting microprocessor with on-line interpolation and re-alignment in 90nm CMOS process., , , and . EMBC, page 4485-4488. IEEE, (2012)